Department of Electronics & Communication Engineering
Tezpur University
Book Chapter
-
R. K. Baruah, S. Das, and N. Sarmah, "Advanced materials and their uses for intelligent devices", chapter 14 of the book "Nanoelectronics- Physics, Materials, and Devices" by Elsevier, 2022.
-
T. Saharia, R. K. Baruah, R. Goswami, and D. Sonowal, "Validation and Implementation of a Smart Flood Surveillance System Based on Wireless Sensor Network", Springer LNCS 2021.
-
R. K. Baruah and Roy Paily, “A Dual Material Double-Layer Gate Stack Junctionless Transistor for Enhanced Analog Performance”, Lecture Notes in Computer Science, Springer Berlin / Heidelberg, Vol. 7373, pp 30-39, 2013.
-
A. Singh, A. Lade, A. Daimari, A. C. Deori, A. R. Pawe and R. K. Baruah, “Design of 3D NAND Memory Array Based on 3 Bit/Cell Ferroelectric Field Effect Transistor”, Nanoscale Device: From Electronics to Photonics’ by Apple Academic Press (co-publishing with CRC Press, Taylor & Francis Group).
Publication in International Journals
Patent Granted
-
Name: Intelligent Helmet System, Indian patent no. 362974 (valid since May 14, 2016)
Inventors: R. K. Baruah, A. Kumar, S. Dutta, S. Paul (Looking for commercialization)
Description: If a two-wheeler rider does not put on the helmet or drunken the bike will not start. Even, if the rider removes his/her helmet on its ride, the bike will stop automatically. The system consumes optimized power.
Impact Factor (2021):
Advanced Materials: 32.086
Science Advances: 14.136
-
D. Deb, R. Goswami, R. K. Baruah, "Random Telegraph Noise Due to Dielectric-Semiconductor Interface Traps in MOS Transistors", IEEE Transactions on Dielectrics and Electrical Insulation, DOI: 10.1109/TDEI.2024.3491672, Nov, 2024
-
A. Bhattacharjee, R. K. Baruah, "Spiderweb based Interconnects for Smart Textile Applications", IEEE Journal on Flexible Electronics (J-FLEX), 3(6), June 2024, DOI: 10.1109/JFLEX.2024.3410843.
-
A. Bhattacharjee, R. K. Baruah, "Honeycomb-Inspired Interconnects for Large-Area Flexible Circuits: Simulation and Modeling", IEEE Transactions on Electron Devices, Vol: 71, Issue: 5, May 2024, DOI: 10.1109/TED.2024.3377195
-
D. Sonowal, T. Saharia, R. K. Baruah and R. Goswami, "Streamflow forecast model using ANN", Journal of Applied Water Engineering and Research, January 2024, DOI: 10.1080/23249676.2024.2310098
-
S. Routh, R. K. Baruah, "A comprehensive analysis of LDMOS transistors for analog Applications under γ-Radiation", Microelectronics Reliability, DOI: 10.1016/j.microrel.2023.115159, Aug. 2023
-
R. K. Baruah, Hocheon Yoo, Eun Kwang Lee, "Interconnection Technologies for Flexible Electronics: Materials, Fabrications, and Applications", Micromachines, 2023, 14, 1131. https://doi.org/10.3390/mi14061131 (Invited)
-
S. Routh†, D. Deb†, R. K. Baruah, R. Goswami, "Impact of High-temperature and Interface Traps on Performance of a Junctionless Tunnel FET", Silicon, DOI : 10.1007/s12633-022-02191-8, Nov. 2022 [†- Equal contribution]
-
R. K. Baruah, B. K. Mahajan, S. Routh, "A Scalable, Enhancement mode Junctionless SiC FET with Embedded P+ Pockets in the Oxide Layer for High-Temperature Applications", Journal of Electronic Materials, DOI: 10.1007/s11664-022-10057-3, Nov. 2022
-
D. Deb, R. Goswami, R. K. Baruah, R. Saha, and K. Kandpal, "Parametric Investigation and Trap Sensitivity of n-p-n Double Gate TFETs", Computers and Electrical Engineering, Elsevier, vol. 100, 107930, May 2022.
-
D. Deb, R. Goswami, R. K. Baruah, R. Saha, and K. Kandpal, "Role of gate electrode in influencing interface trap sensitivity in SOI tunnel FETs", Journal of Micromechanics and Microengineering, 32 (2022) 044006, https://doi.org/10.1088/1361-6439/ac56e8
-
R. K. Baruah†, B. K. Mahajan†, Y.-P. Chen, R. P. Paily, "A Junctionless 4H Silicon Carbide Transistor for Harsh Environment Applications", Journal of Electronic Materials, vol. 50, No. 10, pp. 5682-5690, 2021 [†- Equal contribution]
-
E. K. Lee†, R. K. Baruah†, H. Bhamra, Y.-J. Kim, H. Yoo, “Recent advances in electrode development for biomedical applications”, Biomedical Engineering Letters, vol. 11, pp. 107–115, April. 2021 [†- Equal contribution] (Invited).
-
E. K. Lee†, R. K. Baruah†, J. W. Leem, W. Park, B. H. Kim, A. Urbas, Z. Ku, Y. L. Kim, M. A. Alam, C. H. Lee, "Fractal Web Design of a Hemispherical Photodetector Array with Organic‐Dye‐Sensitized Graphene Hybrid Composites", Advanced Materials, 202004456, 2020 (IF: 32.09) [†- Equal contribution] DOI: 10.1002/adma.202004456
(Media coverage of the work: https://www.altmetric.com/details/92286730/news
: https://www.sciencedaily.com/releases/2020/10/201021085058.htm
: https://www.nsf.gov/discoveries/disc_summ.jsp?cntn_id=301513&org=NSF)
-
M. K. Kim, C. Kantarcigi, B. Kim, R. K. Baruah, S. Maity, Y. Park, K. Kim, S. Lee, J. B. Malandraki, S. Avlani, A. Smith, S. Sen, M. A. Alam, G. Malandraki, C. H. Lee, “Compliant submental skin sensor patch with remote monitoring controls for management of oropharyngeal swallowing disorders," Science Advances, vol. 5, no. 12, Dec., 2019 (IF=14.959). DOI: 10.1126/sciadv.aay3210
See Video of the work: https://www.youtube.com/watch?v=IPY-ytpkGck
More movies of the work can be downloaded at "Supplementary Material":
http://advances.sciencemag.org/cgi/content/full/5/12/eaay3210/DC1
Full Story: https://www.purdue.edu/newsroom/archive/releases/2019/Q4/millions-with-swallowing-problems-could-be-helped- through-new-wearable-device.html
(Media coverage of the work: www.altmetric.com/details/72746294/news)
-
Santanu Maity, Niraj K. Singh, Bhabana Baruah, Niladri Pratap Maity, Reshmi Maity, Ratul Kumar Baruah, "Investigation of single wall/multi wall carbon nanotube composites with bending effect for the application of high-speed VLSI interconnect" , IEEE VLSI Circuits and Systems Letter, Vol 5, Issue 1, 2019
-
Ramanand Pandit, Ratul Kr. Baruah, “A capacitive type humidity sensor with potassium ion-doped TiO2 thin film as humidity sensing material”, Nanoelectronics and Optoelectronics, vol. 13, no. 11, pp. 599-1751, 2018.
-
Ratul Kr. Baruah, Roy P. Paily, “A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor”, Journal of Computational Electronics, vol. 15, no. 1, pp. 45–52, 2016.
-
Ratul Kr. Baruah, Roy P. Paily, “The Effect of High-k Gate Dielectrics on Device and Circuit Performances of a Junctionless Transistor”, Journal of Computational Electronics, vol. 14, no. 2, pp. 492–499, 2015.
-
Ratul Kr. Baruah, Roy P. Paily, “A Dual-Material Gate Junctionless Transistor using high-k spacer for Enhanced Analog Performance”, IEEE Transactions on Electron Devices, vol 61, no. 1, pp. 123–128, 2014.
-
Ratul Kr Baruah, Roy P. Paily, “Double-gate junctionless transistor for Analog Applications", Journal of Nanoscience and Nanotechnology, vol. 13, no. 3, pp. 1802–1807, 2013.
-
Ratul Kr. Baruah, Roy P. Paily, “Impact of High-k Spacer on Device Performance of a Junctionless Double-Gate Transistor”, Journal of Computational Electronics, vol. 12 pp. 14–19, 2012.
-
Ratul Kr. Baruah, N Bora," An Analytic Solution for Undoped Symmetric DG MOSFETs with Small Asymmetry in Gate-Oxide-Thickness", J. of Computational and Theoretical Nanoscience, vol. 8, no. 10, pp. 2025-2028, 2011.
-
Ratul Kr. Baruah, Santanu Mahapatra, "Justifying threshold voltage definition for undoped body transistors through crossover point concept", Physica B: Condensed Matter, vol. 404, no. 8, pp. 1029-1032, 2009.
(In recommended paper list by SILVACO, leading EDA tool provider, Link
International Conferences (Mostly are in IEEE Xplore)
-
D. Deb, S. Nath, P. Das, R. Goswami and R. K Baruah, "Lateral Straggle Based Interface Trap Sensitivity in n-p-n SOI Double Gate TFETs:, IEEE EDKCON, Kolkata, Nov. 30-Dec. 1, 2024
-
A. Singh, A. Lade, A. Daimari, A. C. Deori, A. R. Pawe and Ratul K Baruah, “Design of 3D NAND Memory Array Based on 3 Bit/Cell Ferroelectric Field Effect Transistor”, CoDSS 2024, ECE, Tezpur University
-
Albert Daimari, Ankit Chakusaru Deori, Arnab Ratna Pawe and Ratul K Baruah, "Design of 3 bit/cell NAND Memory Array based on Ferroelectric Field Effect Transistor", 37th IEEE VLSI Design 2024, Jan. 6-10. Kolkata. https://vlsid.org/
[Albert received a full fellowship from VLSI Design to attend the conference at ITC Royal Bengal, Kolkata]
-
Ananya Bhattacharjee, Rosy Bordoloi, Ratul K Baruah, "Elastomer-embedded hexagonal silicon nanoneedle arrays for drug delivery applications", XXII International Workshop on Physics of Semiconductor Devices (IWPSD), IIT Madras, 13-17 Dec. 2023, https://mems.iitm.ac.in/iwpsd2023/
-
Ananya Bhattacharjee, Ratul K Baruah, "Possibility of Using Fractal Web Based Interconnects in Smart Textiles in Terms of Mechanical and Electrical Performance", IEEE International Flexible Electronics Technology Conference (IFETC 2023), Silicon Valley, San Jose, California, USA, August 14-16, https://2023.ifetc.org/.
-
Ananya Bhattacharjee, Ratul K Baruah, "Mechanical and Electrical Performance of Stretchable Honeycomb Interconnect with Aspect Ratio Variation", IEEE Devic 2023, Kolkata, April 7-8 2023 (Best paper award)
-
S. Khatoniar, S. Routh, D. Malakar, Ratul K Baruah, "Modelling of Surface Potential and Threshold Voltage for Short Channel Junctionless Cylindrical Gate-All-Around MOSFET" IEEE EDKCON, Kolkata, Nov. 26-28 2022
-
Ananya Bhattacharjee, Ratul K Baruah, "Electrical Performance of Fractal Web as Flexible Interconnects," The IEEE Latin American Electron Devices Conference (LAEDC), Puebla, México, 4-6 July, 2022.
-
Sujay Routh, Deepjyoti Deb, Ratul K Baruah, and Rupam Goswami, "Junctionless Tunnel FET for High-Temperature Applications from an Analog Design Perspective", IEEE 5NANO 2022, April 2022.
-
Albert Daimari, Ratul K. Baruah, "Simulation of Chaotic Dynamics of Human Heart based on Van der Pol model and Control of Chaos", IWPSD, Dec. 2021, IIT Delhi.
-
Deepjyoti Deb, Rupam Goswami, Ratul K. Baruah, Kavindra Kandpal, Rajesh Saha, "An SOI n-p-n Double Gate TFET for Low Power Applications", IEEE DevIC 2021, May '21, Kolkata (With M.Tech student). (Best paper award)
-
Trinayan Saharia, Ratul K. Baruah, Rupam Goswami, and Durlav Sonowal, "Validation and Implementation of a Smart Flood Surveillance System Based on Wireless Sensor Network", Springer International Conference on Micro/Nanoelectronics Devices, Circuits and Systems (MNDCS-2021), Jan 30-31, 2021, NIT Silchar (With M.Tech student)
-
Ratul K. Baruah*, Bikram K. Mahajan*, D. Goswami, A. Pal, "Modeling of Delamination and Interfacial Stress in a Printed Flexible Electronic Device", Int. Con. on Emerging Electronics (ICEE), IIT Delhi, Nov. 26-28, 2020. [*- Equal contribution]
-
Ratul Kumar Baruah, M. Kim, C. Kantarcigi, B. Kim, C.H. Lee, M. A. Alam, "Adhesion Strength of a Multilayer Flexible Bandage-like submental Sensor patch using Effective Media and Finite Element Simulation", Mi-Bio Summit on Flexible and Stretchable Bioelectronics, Purdue University, West Lafayette, USA, July 29-31, 2019
-
Ratul Kumar Baruah, M. Kim, C. Kantarcigi, B. Kim, C.H. Lee, M. A. Alam, "Mechanical reliability of a Flexible Bandage-like submental sensor patch to study Swallowing disorders", International research scholar symposium, Purdue University, West Lafayette, USA, April 2019. (Second best paper award)
-
Albert Daimary, Meghna Goswami and Ratul Kr. Baruah, "A Low Power Intelligent Helmet System", IEEE ISDCS 2018, IIEST Shibpur, 29-31 March 2018.
-
Ratul Kr. Baruah, Roy P. Paily, “Impact of Active Well Biasing on Process-Induced Variations of a Bulk Planer Junctionless Transistor”, IEEE ICEE 2016, Dec. 27-30, IIT Bombay
-
Ramanand K. Pandid and Ratul Kr. Baruah, “A capacitive type humidity sensor with potassium ion-doped TiO2 thin film as humidity sensing material”, IEEE ICEE 2016, Dec 27-30, IIT Bombay
-
Ratul Kr. Baruah, Roy P. Paily, “Reliability of Silicon Carbide based Double-gate Junctionless Transistor for High-Temperature Applications,” IEEE RASDAT (In conjunction with VLSI Design), Kolkata, Jan. 7-8, 2016
-
Ratul Kr. Baruah, Roy P. Paily, “Effects of Substrate-Bias on the Reliability and Process-Induced Parameters of a Short-Channel Junctionless Transistor," 18th IWPSD 2015, Dec. 7-10, IISc, B’lore.
-
Rekib Uddin Ahmed and Ratul Kr. Baruah, “Modeling of Potential and Threshold Voltage in presence of Hot-Carriers for Short-Channel Double-Gate MOSFET”, EDCAECT, Oct. 8-10, 2015, Gauhati University.
-
Ratul Kr. Baruah, Roy P. Paily, “Impact of Fringing Field on Device Performance of a p-Channel Junctionless Transistor with a High-k Gate Dielectric”, IEEE ICEE, Dec. 3–6, 2014, IISc, B’lore.
-
Vimal Kr. Singh and Ratul Kr. Baruah, "An Analytic Potential and Threshold Voltage Model for Short-Channel Symmetric Double-Gate MOSFET”, IEEE VDAT, Jul. 16–18, 2014, Coimbatore.
-
Ratul Kr. Baruah, Roy P. Paily, “Double-Gate Junctionless Transistor for Low Power Digital Applications”, IEEE ICETACS, Sep. 13–14, 2013, Shillong.
-
Ratul Kr. Baruah, Roy P. Paily, “Estimation of Process-Induced Variations in Double-Gate Junctionless Transistor”, IEEE CODEC 2012, 17-19 Dec, Kolkata.
-
Ratul Kr. Baruah, Roy P. Paily, “High-Temperature Effects on Device Performance of a Junctionless Transistor”, IEEE ICEE 2012, 15–17 Dec., IIT Bombay.
-
Ratul Kr. Baruah, Roy P. Paily, “Analog Performance of Bulk Planar Junctionless Transistor", IEEE ICCCNT 2012, Tamilnadu, India, 2012.
-
Ratul Kr. Baruah, Roy P. Paily, “Silicon vs. Germanium Bulk Planar Junctionless Transistor", Proceedings of IEEE 6th Silicon-Germanium Technology and Device Meeting, University of California, Berkeley, USA, 4–6 June 2012.
-
Abhishek Sarma, Ratul Kr. Baruah, "A High Slew Rate Moderate speed CMOS Opamp using 0.18 um technology", International Conference on Advances in Electronics, Electrical and Computer Science Engineering (EEC 2012), Dehradun, 7-9 July 2012.
-
Ratul Kr. Baruah, "Silicon vs. Germanium Double-gate transistor", IEEE ICDCS, 2012, Coimbatore.
-
N. Kapangui, Ratul Kr. Baruah, "A 2V 3GHz analog PLL using 0.18 um technology", International Conference on VLSI, MEMS & NEMS (VMN 2012), 2012, Noida.
-
Ratul Kr. Baruah, Sunando Das, Pallabjyoti Saikia, Himangshu Deka, "An Analytic Solution of Channel Potential and Drain current for an Undoped Symmetric DG MOSFET using SiO2 and high K gate dielectrics", IEEE NSTSI 11, Dec 2011.
-
N.Bora, Ratul Kr. Baruah, "Quantum Mechanical treatment on the modeling of Drain current, Capacitances and Transconductances for thin-film Undoped Symmetric DG MOSFETs", IEEE NSTSI 11, Dec 2011.
-
Amlan Choudhury, Ratul Kr. Baruah, N. Barman, Mukut Senapati, "A Physical Threshold Voltage Model for Short-Channel Undoped Symmetric DG MOSFETs", Communications, Computers & Devices (ICCCD-2010), IIT Kharagpur.
-
Ratul Kr. Baruah, "Design of a 2V 1uA CMOS Opamp using Adaptive Biasing Technique", ICVLSICOM 2010, Chennai.
-
Ratul Kr. Baruah, Santanu Mahapatra, "Concept of Crossover Point and its Application on Threshold Voltage Definition for Undoped-Body Transistors", IEEE VLSI Design, 2009, New Delhi.
[Ratul received a full fellowship from VLSI Design to attend the conference at Hotel Taj, Delhi]